Clock gating, autonomous peripheral clock gating